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Abstract - All present ferroelectric tran ade on the micrometer scale. 
Existing models of these devices unt effects of nanoscale 
ferroelectric transistors. Understkding t stics of these nanoscale devices is 
important in developing a strategy for hture devices. This paper 
takes an existing microscale ferroelectric field effect transistor (FFET) model and adds 
effects that become important at a nanosca ding electron velocity saturation 
and direct tunneling. The new model s ranging in length from 40,000 
nanometers to 4 nanometers ani fe ess fi-om 200 nanometers to 1 
nanometer. The results show that F on the nanoscale but have some 
undesirable characteristi all dimensions. 
I. INTRODUCTION 
. .  
The purpose of this paper is to develop a mo&l!ihik edn accwately predict the 
characteristics of ferroelectric field effect 
channel lengths fi-om tens of microns to a 
accurately characterize FFETs in the mic 
accurate by comparison with data from actual ,BFEiTs. Recent research 12] [31 has 
developed equations and models of very s ferroelectric). This paper 
takes an existing FFET model and inco om having a very short channel 
length and very thin ferroelectric films 
classical FET layout design of a transi t to simulate single 
molecule or vortex layouts. The basis a PZT FFET with a 
channel length of approximately 40 m 
40,000 nm, 4000 nm, 400 nm, 40 nm, and 41 m:i To xeduce complexity all W/L ratios 
were 1. The ferroelectric film thickness 
of less than 3 nm, the model did not prod 
in the model or actual physical problems 
FET) for a range of sizes of 
rs. Models exist that can 
. These can be verified to be 
. The model simulates only 
for channel lengths of 
00 nm to 3 nm. For thicknesses 
s. This may be due to instability 
ort distances and high electric 
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fields. Ferroelectric films of less than 2 
perovoskite crystal structure has physica 
ifficult to produce and the 
11. BA ODEL 
A. Partitioned Ferroelectric Model 
The major difference between the Ferroel 
MOSFET is the replacement of the oxide 
channel of the transistor. This layer deve 
layer due to polarization of the material. 
the channel and change the threshold volta 
studied these effects and have developed 
mathematical model that accounts for the 
material at the semiconductor-ferroelec 
MOSFET is a function of the total char 
threshold voltage is: 
ct Transistor and the normal 
oelectric layer above the 
ch differently than the oxide 
ffect the surface potential within 
sistor. Several researchers have 
they work. Wu 15] developed a 
e the threshold voltage for a 
ctor-insulator interface, the 
arges from the ferroelectric 
Where PS is the ferroelectric polarization, 
the insulator capacitance (or ferroelectric 
using the following equation. 
rroelectric material area, and CD is 
, CF). This new CD is calculated 
c, = C*XCF 
C"X +CF 
Where, Cox is the capacitance of the oxide 
When there is only a ferroelectric insulato 
Chen [61 developed a MFSFET model th d effect parameter A. This 
model was only derived for a saturated hyste urve. These models are helpful in 
understanding the theoretical process for the of an FFET but do not produce 
data that is consistent with real world FFET asurements. To improve on this 
Bailey and Ho [11 developed a model that partitions the ferroelectric layer into segments. 
The motivation for breaking the ferroel segments comes from the fact that 
each section of the layer is under differe For example, if the gate-source 
voltage is greater the flatband voltage an ce voltage is greater than zero, 
the gate to channel voltage would be co ire length of the channel but the 
semiconductor surface potential would ver. the source to Y ~ L  at the drain. 
This causes the electric field applied to thi 
ferroelectric thickness. This shows that 
different electric field. This indic 
ferroelectric material varies with 
ric material to vary from 
V,, -2 (3) at the source to V,, e drain, where dF is the 
the ferroelectric material sees a 
n for each segment of the 
the model is the fact that the 
polarization depends not only on the re 
approach was presented by Tsividis [ 
The standard Threshold voltage equatio 
to polarization of the ferroelectric mater1 
also on past conditions. This 
ed to account for the charges due 
oelectric polarization. 4p 
V T  = V F B  + 4 B  + Y J m -  ( 5 )  
Where VT is the transistor threshold voltage, V$B is the flatband voltage, @B =2@F + 6 cDt 
, where OB is the voltage drop across the depl region, @F is the Fermi voltage and cDt 
is the thermal voltage, y is the Body effect co , VSB is the source to body voltage, 
Q'F is the ferroelectric polarization per C'F is the ferroelectric capacitance 
per unit area. The difficult part of this ermining the overall ferroelectric 
polarization of the ferroelectric material 
of the channel up in to partitions and cal ization numerically given the 
previous polarization, material character 
terminals. 
Figure 1 shows the layout of the model 
material is divided into segments. Fok t 
Increasing the number of partitions did not 
in this paper divides the length 
ages present at the transistor 
itions. The ferroelectric 
r of segments used was 100. 
ly change the model's output. 
Partitioned 
Ferroelectric 
of charge at the channel interface 
then summing all of the partitions. The k 
surface potential at each partition. The re1 
surface potential is given by 
L f ('u, ) - f ( ' u S 0  I 
n the channel position and the 
-- x - f['u&ll- f ( ' u S 0 )  
y a numerical root solving 
method of the following equation 
O=V,,-v,,-Y,+ (9) 
Once the threshol conditions the drain 
current is calculated by 
(10) - v, -v, 1 + 6  V A S  - 
For V,, I Vi,  
I ,  = k - / IC;[  w L (v, - v* 1- s)-v,:,] (11) 
For V,, > Vi,  
(12) W 
L 
I D S  = k - p C ;  
Where, 
V’DS is the modified drain to source volta 
transistor threshold voltage, k is an empir 
mobility. 
e gate to source voltage, VT is the 
ing constant, and p is the electron 
B. Velocity Saturation Model 
The effect of velocity saturation has a very stgni 
transistor becomes small. Both the channel len 
The model uses equations developed by Hod 
effective electron mobility. For high electri 
number of carriers are induced in the inve 
The equation for the effective mobility is 
affect when the dimension of the 
he oxide thickness have an effect. 
e first effect is that of varying the 
oss the channel oxide a large 
anging the effective mobility. 
Where 
0 and -q are empirical values (3.6 x lo6 and 1.85 where used). 
The drain current for the linear region is 
Where 
E, is the electric field across the channel 
The drain current for the saturation region is given by 
Where 
VSat is the saturation velocity. 
Another effect that becomes important when transistor dimensions become very small is 
the direct tunneling as described by Wong [31. When the oxide becomes very thin then 
the reduced barrier and increase electric field cause an increase in electrons directly 
tunneling from the gate to the channel. This red 
transistor. The tunneling current density is g 
e desirable characteristics of the 
Where, 
Where S is the sub-threshold swing, vt is 
(Pb and (PbO are 3.1, rrbx is 0.4, and a is 0. 
PZT. It is assume the PZT parameters 
a1 voltage, VT is the threshold voltage, 
ameters are for Si02 and not for 
ilar enough to produce similar 
results. 
IV. RESULTS 
A. 
The first result that must be verified is that the new model accurately characterizes an 
actual measured FFET. Measurements from 
predictions. The FFET had a channel length 
ferroelectric thickness of about 200 nanomete 
volts. These parameters were input into the 
in figure 2 for the active mode (Gate volt 
Verification of model with measure 
FET were compared to the model's 
mately 40 microns long and a 
rating gate voltage was +/- 8 
e resulting output was generated 
Modeled Drain Current Active 
I" I 1 
-+-IDS L=40000 Tf=200 
nm and Tf=20O nm. 
This prediction compares quite well to the measured data from the FFET in figure 3. 
Measured Drain Current 
F V G  3 v
fn 
E 
and Tf-200 nm. 
The model also generates data for the rernnmt 
the gate voltage shown on the X axis). This d 
e (Gate voltage OFF after applying 
shown in figure 4. 
Mod el D rain' 6 Li rrbli7tVRem n a n t 
--c L=40000 T=200 
0 
data is affected by the decay of the polarization of the ferroelectric material during the 
time it took to make the measurements. The model does not have any decay time 
modeled between gate pulses. This is why the upper portion of the measured data seems 
to be lower that the model predicts. 
B. Combined Model Results 
The model was run in both the active and remnant modes for several combinations of 
channel length and ferroelectric film thicknesses. The simulation starts at 40,000 
nanometer channel length because that is the length of  the measured FFET. Each 
subsequent simulation has the Moth the previous channel length. Channel lengths of less 
than 4 nanometers produced no current in the model. Similarly the ferroelectric film 
thickness varied between 200 nanometers 
nanometers, the model became unstable 
the active mode drain current predicted by the model for a variety of combinations 
channel length and film thicknesses. 
meters. At thicknesses less than 3 
unreliable results. Figure 6 shows 
Drain Current :.Active 
--c L=40000 T=200 
.--I- L=4000 T=l50 
+ L=400 T=50 
e L=40T=10 
+ L=4 T=3 
Similarly, figure 7 shows the remnant mo 
same combinations. 
- L=4000 T=l50 
+ L=400 T=50 
+- i 1=40 T=l 0 
Fig. 7. Simulated drain current for Remnant mode (Gate voltage = +I- 8V). 
Because the empirical data was taken fi 
voltages of +/- 8 volts. For future nhos  
voltages will be appropriate. Therefore, th ion was also run with gate voltages of 
+/- 3 volts. Because the PZT does not fully polarize at these voltages, the shapes of the 
drain current versus gate voltage plots have a different shape. These results are shown in 
figures 8 and 9. 
PZT FFET the model uses gate 
stor different materials and lower 
Drain Current -Active Vgs max= 3V 
- 7
v) 
--c L=40000 T=200 
- 1 5 0  L=4000 T= 
+L=400T=50 
--n-L=40 T=10 
-+- L=4 T=3 
Fig. 8. Simulated drain cur 
--t L=40000 T=20C 
--a- L=4000 T= 150 
-+- L=400 T=50 
-x- L=40 T= 10 
;rt L=4 T=3 
Fig. 9. Simulated drain current for Remnant mode (Gate voltage = +/- 3V). 
C. Direct Tunneling Current 
When the ferroelectric thickness gets very small the lower barrier and the high electric 
fields cause the direct tunneling current t 
normal operation of the transistor. 
o a level that could interfere with the 
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Fig. I O .  Direct tunneling predicted for a 100nm x 100nm FFET 
V. CONCLUSION 
Model simulation suggests that very small ferroelectric transistors are possible. At some 
point the transistors become inoperable due to gate current tunneling into the channel and 
drain current reduction due to reduction in charge of the ferroelectric film, velocity 
saturation and carrier mobility reduction. The point at which these effects become 
overwhelming is about 4 nanometer channel length and 3 nanometer ferroelectric film 
thicknesses. These two parameters are ind but the model becomes unstable if 
either parameter goes below these thresh0 authors of this paper tried to include 
all major effects on nano-ferroelectric transistors, but because no characterizations of 
actual nano-ferroelectric transistors hav 
render the transistor inoperable that are 
simulations need to take more effects i 
n made, there may be ’other effects that 
odeled in this simulation. Future 
sideration to produce more accurate results. 
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